Abstract-For a gate-controlled p+-n diode having gate-p+ overlap area of 3.7 X cm', the work reports a new observation of the leakage current through a 235-A gate oxide: the gate current components both due to Fowler-Nordheim electron tunneling through the gate-p+ overlap oxide and due to hot-electron injection have been separately detected. The corresponding gate current has been found to be dominated by Fowler-Nordheim electron tunneling prior to significant surface avalanche impact ionization. This observation is important for device application and for reliability study.
I. INTRODUCTION ECENTLY, the gate current in thin-oxide n-channel R MOSFET's has been extensively investigated [ 11, [2] . The importance of such current for device application as well as for reliability study has also been addressed [ 11, [2] . Chang et al. [ 11 and Chen et aZ.o [2] have concluded that for oxides of less than 100-1 10 A the gate current is dominated by Fowler-Nordheim (F-y) electron tunneling and for oxides greater than 100-1 10 A the gate currentois dominated by hot-carrier injection. Based on a 235-Agate oxide p-channel MOSFET used in our work, however, the dominant mechanisms responsible for the measured gate current have been found to be inconsistent with such conclusion and will be reported in this paper.
EXPERIMENT
The structure of the device in this experiment consists of on-chip 864 gated p+-n diodes in parallel. Fig. 1 shows the cross section of six such diodes. This structure has been fabricated by the conventional n + polysilicon-gate n-well CMOS process. The gate oxide has been grown at 920°C for 39 min in an 02/TCA ambient, followed by an annealing process at 920°C for 30 min in a N2 ambient. The gate oxideo thickness, measured by an ellipsometer, is about 235 A. Based on an autospreading resistance probe, the junction depth and surface doping concentration of the n-well have been determined to be 2.47 pm and 1.5 X 10l6 ~m -~, respectively. Also, the junction depth and surface doping concentration of the p+ region Manuscript received November 8, 1990 ; revised January 15, 1991. This work was partially supported by the National Science Council under Contract NSC 79-0404-E-009.50 and by the National Chiao-Tung University. The review of this paper was arranged by Associate Editor R. B. Fair.
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To other have been determined to be 0.44 pm and 4 x lOI9 cmP3, respectively. The total peripheral length is 124 416 pm. We estimate the effective lateral diffusion length for the p+ region is 0.3 pm and thus the total gate-pf overlap area is 124 416 X 0.3 pm2 (~3 . 7 x cm'). The fabricated structure has been mounted on a ceramic 24-pin package which has been inserted into an RMCCryosystems LTS-22 chamber for temperature-dependent measurement.
Under the back-gate bias V B B = 0 V, the measured drain current ID, and the measured gate current IC both versus the gate voltage Vc ranged from -10 to 10 V are shown in Fig 2 and 3 demonstrate a kink on the drain I-V curve as the drain current exceeds about lop7 A. Such kink is attributed to the amplification of the band-to-band tunneling current by avalanche impact ionization [3]-1.51. This can be given verification by noting from Fig. 2(b) that for the drain current above lop7 A the drain current decreases due to a reduction in the impact-ionization coefficient as the temperature increases. Also, it can be noted from Fig.  3 that as the value of back-gate bias is changed from -3 to 0 V, the onset of the kink on the drain I-V curve is shifted from Vc z 6 V to Vc = 9 V, indicating the effect of back-gate bias on the surface lateral field required for impact ionization.
Accompanied by the measured drain current mentioned above, the corresponding gate currents are also presented in Figs. 2 and 3 . For the case of VD = -7 V, we attribute the measured gate current shown in Fig. 2(a) to F-N electron tunneling since the gate current increases slightly with the temperature [2], [6]. The gate current for VD = -10 V shown in Fig. 2(b) also demonstrates such temperature dependence until a kink appears. Such kink is observed as the gate current exceeds about lop9 A. We attribute this kink to hot-electron injection since the corresponding gate current decreases due to a reduction in impact ionization coefficient as the temperature increases. More importantly, it can be verified by noting, from Fig. 3 , that the kink appearing on the gate I-V curve for VBB = -3 V is drastically suppressed for V B B = 0 V, indicating the role of the lateral field for hot electrons injected into the oxide.
Straightforwardly, the calculation of the theoretical F-N currents has been performed using the following expression where the measured gate current versus the gate voltage for VD = -10 V and V B B = 0 V as given in Fig. 3 is also presented for comparison. From Fig. 4 , it can be observed that the (VFB + $S) value of -0.8 V yields better agreement with experimental results than the value of 0 V.
Based on thf above experimental results, we conclude that in a 235-A gate-oxide p-channel MOSFET the gate current components contributed by F-N electron tunneling through the gate-drain overlap oxide and by hot-electron injection have been separately detected. Moreover, the gate current has been found to be dominated by F-N electron tunneling through the gate-drain overlap oxide prior to significant avalanche impact ionization. This new observation has not been reported previously. Otherwise, earlier similar work [l] , [2] has concluded that for oxides of less than 100-1 10 A the gate current is dominated by F-N $lectron tunneling and for oxides greater than 100-110 A the gate current is dominated by hot-carrier injection. This is indeed contrary to the results of our work.
To account for this discrepancy, two plausible explanations are suggested here. One explanation takes into account the different types of gate-controlled diode junctions used, i.e., the boron-implanted p+-drain to n-well junction used in our work, and the arsenic-implanted n+-drain to p-substrate used in [l] and [2]. The arsenicimplanted n + region has a steeper doping gradient and thus delivers a higher electric field, which would increase the effect of the hot-carrier injection. On the other hand, we can attribute this contradiction to the different gatedrain overlap areas used, i.e., 5 X lo-' cm2 in IV. CONCLUSION For a 235-A gate-oxide p-channel MOSFET with the gate-p+ overlap area of 3.7 x lop4 cm2, the gate current components contributed by F-N electron tunneling through the gate-drain overlap oxide and by hot-electron injection have been separately detected. Since the gate current is important for device application and for reliability study, this work, based on one of the two proposed explanations, suggests a relatively large peripheral length around the gate-drain overlap region in order to accurately monitor the dominant mechanisms responsible for the leakage current through the oxide.
